M. Berekovic, F. Bouwens, T. V. Aa, and D. Verkest
Interconnect Power Analysis for a Coarse-Grained Reconfigurable Array Processor
Workshop on Power and Timing Modeling, Optimization and Simulation, 2.008
DOI, RIS, BibTex