M. Berekovic, D. Heistermann, and P. Pirsch
A core generator for fully synthesizable and highly parameterizable RISC-cores for system-on-chip designs
IEEE Workshop on Signal Processing Systems, 1.998
DOI, RIS, BibTex